The performance of digital-to-analog converters is principally limited by errors in the output voltage levels. Such errors are known as element mismatch and are quantified by the integral non-linearity. Element mismatch limits the achievable accuracy and resolution in high-precision applications as it causes gain and offset error, as well as harmonic distortion. In this article, five existing methods for mitigating the effects of element mismatch are compared: physical level calibration, dynamic element matching, noise-shaping with digital calibration, large periodic high-frequency dithering, and large stochastic high-pass dithering. These methods are suitable for improving accuracy when using digital-to-analog converters that use multiple discrete output levels to reconstruct time-varying signals. The methods improve linearity and therefore reduce harmonic distortion, and can be retrofitted to existing systems with minor hardware variations. The performance of each method is compared theoretically and confirmed by simulations and experiments. Experimental results demonstrate that three of the five methods provide significant improvements in the resolution and accuracy when applied to a general-purpose digital-to-analog converter. As such, these methods can directly improve performance in a wide range of applications including nanopositioning, metrology, and optics.
I. INTRODUCTION
Higher accuracy and resolution from digital-to-analog converters (DACs) is called for in applications such as: adaptive optics 1 , interferometry 2, 3 , scanning probe microscopy 4-8 , systems for lithography 9 , and in metrology in general 10, 11 . To meet the increasing requirements posed by precision applications, it is desirable to improve the DAC-performance in an existing system. Hence, there is a demand for methods that can be retrofitted with only minor hardware variations.
The use of a DAC introduces several non-ideal effects into a system, causing unwanted noise and disturbances. The principal source of these effects in modern high-resolution DACs is non-linearity due to element mismatch 12 -described using a static non-linear function called the integral non-linearity (INL). A static non-linearity will generate harmonic distortion if it is excited by a sinusoidal signal 13 .
The theoretical signal-to-noise-and-distortion ratio (SINAD) for a DAC with a wordwidth of B bits is SINAD ≈ 6.02B − 3.01 + 10 log 10 (OSR) dBc ,
when using a small noise dither to eliminate uniform quantization error 14 and oversampling to reduce the noise density 15 . Here, OSR denotes the oversampling ratio. Results using a 16-bit DAC with an OSR of 100 are shown in Fig. 13 . The theoretically achievable SINAD is 113 dBc, but the harmonic distortion caused by the INL degrades the SINAD to 93.5 dBc.
Several methods exist to mitigate INL. The INL can be reduced by having more accurate levels. The most accurate levels can be obtained using superconducting Josephson junctions 10, 11 . Using more conventional semiconductors, more accurate levels can be produced using careful component selection 16 or using physical calibration [17] [18] [19] [20] [21] . Better accuracy can also be obtained using averaging techniques, such as dynamic element matching 12, [22] [23] [24] [25] , large periodic high-frequency dithering 26 , and large high-pass noise dithering 27, 28 . Noise-shaping (∆-Σ modulation) with digital calibration [29] [30] [31] can improve accuracy due to observer-based feedback control.
These methods have the potential to improve the linearity of a conventional DAC that can switch between a multiple of fixed discrete voltage or current levels. As an alternative to producing multiple levels, time-domain averaged switching methods, such as pulse-width modulation (PWM) with pre-distortion 32, 33 or 1-bit ∆-Σ modulation 34 , can be used for accurate time-varying signal reproduction. The latency introduced in switched conversion tends to make such techniques ill-suited to feedback control applications. More specialized methods that focus on generating low-distortion sinusoidal signals also exist. These methods include distortion shaping 35, 36 and harmonic cancellation [37] [38] [39] .
A. Contributions
In this article, five methods for resolution enhancement are identified which can either be retrofitted to existing hardware or applied to off-the-shelf multi-level digital-to-analog converters. A common experimental platform is developed, capable of implementing variants of all the presented methods. Where not already available, analysis methods and physical realizations are developed or improved.
II. NOISE AND DISTORTION IN DACS
There are several non-ideal effects exhibited by a DAC. The fundamental sources are aliasing and quantization, which are due to discretization in both in time and value 40 .
Aliasing occurs where sampling a signal in time will generate repeated spectra over the Nyquist-frequency (half the sampling rate) 41 . Quantization is the process of mapping a large set of values to a smaller set of values, therefore it discards some values and introduces a signal dependent error 42 .
The main secondary effects include non-linearity due to element mismatch, and thermal and semiconductor noise generated by the components in the DAC. Element mismatch causes the actual output levels of the DAC to deviate from the ideal levels. This generates both a static error as well as harmonic and intermodulation distortion 43 . The main sources of thermal and semiconductor noise are the resistor network producing the output voltage levels, the voltage reference, and the output buffer [43] [44] [45] . Additional non-linearity is introduced by slew-rate limitations in the output stage and glitches caused by non-ideal transistor switching 43, 46, 47 . Gain mismatch and bias voltages also causes errors in the output, but these effects are linear and will not distort signals 25 .
The methods discussed in this paper are targeting element mismatch, as it has been identified as one of the main contributors to distortion in modern DACs 12 . Element mismatch is modeled as a static, or memoryless, non-linearity n(w). A static non-linearity will generate harmonic distortion if it is excited by a sinusoidal signal. Harmonic distortion is the presence of signal components at multiples of the frequency ω 0 in the output of the function n(w). Element mismatch can be approximated by a Taylor series polynomial. The number of higher order harmonic components is related to the order of the polynomial 13 . If the non-linearity is excited by multiple sinusoidal signals with distinct frequencies, there will be intermodulation components in addition to the harmonic components. The intermodulation components appear at sums and differences of multiples of the input frequencies and can therefore appear below the frequency of the input signal with the lowest frequency. Increasing the order of the polynomial describing the non-linearity or the number of frequency components in the input will generate a higher number of harmonic and intermodulation components 13, 48 .
III. EFFECTS DUE TO QUANTIZATION

A. Uniform Quantization
A quantizer is represented by the block-diagram symbol in Fig. 1a . A quantizer is an operator that takes the input values w from a large set and maps them to discrete values y in a smaller set. A uniform quantizer maps to equidistant values with a step-size δ, called the quantization step-size or the least significant bit (LSB). The ideal uniform quantizer is a discontinuous non-linear function that will generate harmonic and intermodulation distortion 49, 50 .
A DAC typically has 2 B number of levels, where B is the word-size (bits). The quanti-zation step-size is
where ∆ is the output range of the DAC. A mid-tread uniform quantizer is defined using the truncation operator T (w)
where ⌊·⌋ denotes the floor operator. The output of the quantizer k is referred to as the code, which is the input to the DAC. The output y of the quantizer given an input w is
For frequency-rich input signals and when using quantizers with B ≥ 7 bits, the quantization error
is often modeled as an additive, zero-mean, and uniformly distributed white-noise signal with variance, power spectral density, and probability density function given by
This is called Bennett's classical model of quantization, or the pseudo quantization noise (PQN) model 14, 40, 43, 49 .
If the input signal is narrow-band or small relative to the quantization step-size, e.g. a small-amplitude sinusoidal signal, the model is no longer valid, thus introducing undesirable spuriae 14, 51 . This is often the case in technical applications, where signals such as steps, sinusoids, and triangle-waves are common. The PQN model can be made valid by the addition of a dither d, as indicated in Fig. 1b .
The total output error
with non-subtractive dithering becomes, using (5),
The total error signal ε, consisting of the dither signal d and the dithered quantization error q(x + d), can be made stationary 52 with a constant first and second moment that is independent of the signal x, by using a non-subtractive dither d with the triangular probability distribution function (TPDF) in the interval [−δ, δ] 14, 53 . In effect, the distortion due to uniform quantization is eliminated, but the variance of the total output error ε is three times larger,
For all the results in this paper, a white TPDF noise dither has been used in order to eliminate uniform quantization spuriae.
B. Non-linear Quantizer
All DACs have element mismatch. This means that the actual levels deviate from the ideal equidistant levels (4). The element mismatch is typically modeled as an additive static non-linearity. Static non-linearity in conventional DACs is mainly caused by the limited accuracy of resistors and current sources 22, 43, 54 . The topology, such as using an R-2R resistor ladder or an array of current sources, will affect the characteristics of the non-linearity 43, 54 .
Hence, the output of the quantizer in (4) is modified to bẽ
The static non-linear function INL(k) is called the integral non-linearity and the standard definition is
The effect of the two static non-linearities, element mismatch and truncation, due to the input w seen on the output is described by the function n(w):
This is a discontinuous function due to the truncation operator T (w), defined in (3). The model of the non-linear quantizer is shown in Fig. 2 .
IV. SYSTEM DESCRIPTION
A diagram of the experimental set-up is shown in Fig. 3 . The output spectra were measured using a National Instruments USB-6289, which contains an Analog Devices AD7674 18-bit successive approximation analog-to-digital converter (ADC). This ADC has sufficiently linear performance, with a spurious-free dynamic range (SFDR) of 120 dBFS 57 for the input signal frequencies considered here. A sampling rate of 625 kS/s was used. The USB-6289 contains two first-order passive low-pass filters with f c = 62.5 kHz, which constitutes a combined second-order filter with f c = 40.0 kHz, and a variable range that makes it possible to utilize the full range of the ADC depending on the input signal amplitude. All measured power spectra were generated using power spectrum estimation in LabView, using a frequency resolution of 1 Hz, at least 100 averages, and a
Kaiser window 58 with window parameter α = 38.
The voltage levels for the two DAC channels used on the National Instruments PCIe-7851R system were measured with an Agilent 34461A precision multimeter, using the set-up shown in Fig. 4 . The INL for each channel is plotted in Fig. 5 . The maximum input signal amplitude was used to achieve maximum performance. The largest amplitude is limited by saturation; where significant distortion is introduced. The frequencies were 99 Hz and 999 Hz. At 99 Hz the static non-linearity model is accurate.
At higher frequencies, additional dynamic non-linear effects will generate distortion, and deteriorated performance is expected at 999 Hz.
V. LINEARIZATION METHODS
A. Physical Level Calibration
Element mismatch is caused by the deviation of the output levels from their ideal values.
Adjusting the voltage output of the DAC produces more accurate levels and reduced nonlinearity. The output levelsỹ(k) are the levels that can be measured on the output of the DAC, using a voltmeter. The ideal levels are the scaled input codes δk. The output is assumed to be generated according to the model (10) . Gain mismatch, meaning inaccuracy in δ, and DC offset also contribute to the error. However, these effects are linear and will not distort signals 25 . In order to reduce distortion, the objective of physical level calibration is to make (11) constant, by physical means. The calibration can take the form of adjusting component values directly using laser trimming 59 , matching current sources to a common reference 17, 20, 21 , or adding or subtracting correction voltages at the output via a secondary DAC 18, 60 . The latter method can be retrofitted to an existing system.
The implemented physical level calibration method is shown in Fig. 6 . It works by summing the outputs of a main DAC and a secondary DAC, where the range of the secondary DAC is scaled to, at minimum, 1 LSB of the main DAC. By using a look-up table (LUT) to store correction levels applied to the secondary DAC, this DAC can be used to drive each level error towards zero in the summing stage.
Two DAC channels can be described by (10)
The channel gains are α 1 and α 2 , where α 2 < α 1 and α 1 α 2 ∆ > δ. The sum is
and if the secondary DAC gain α 2 is small enough:
For each main DAC code k, the secondary DAC codek can be found as arg miñ
Using the secondary DAC, codes that solve this minimization problem will reduce the effect of INL 1 (k), assuming a bipolar DAC output. The result can be stored as a look-up table:
The output of the summing stage is now
where the residual error e LUT is
and if e LUT ≈ 0 it means that
that is, the codes from the LUT should ideally be equal to the scaled INL of the main DAC. Since the LUT codes are integers, and since the INL of the secondary DAC has been neglected, the compensation can not be exact.
Some issues need to be considered in practice: The actual gain for the secondary channel must be measured; as a prediction from component values alone will be inaccurate. The main DAC will likely have a constant output bias voltage, which may be larger than the highest and lowest voltage that can be produced by the secondary DAC. This bias should be neglected, as it does not impact the dynamic performance. Considering an average gain θ g i = α i δ and bias θ b i , for a given channel i; the uniformly spaced, biased response for the DAC channel should be described by
where Y i is the vector of output values, K is the vector of possible codes, and 1 is a vector of ones. By using a vector of the measured values for a given output,Ỹ m i , the least-squares estimates of the gains and biases are found from:
Now, by subtracting the estimate of the main DAC biasθ b 1 and using the estimated gain for the secondary DACθ g 2 , the LUT can be generated by solving
for each possible main DAC code k. This optimization problem is solved offline, with measured data such as presented in Fig. 5 . Alternatively, the secondary DAC codes can be found in-situ while measuring, using the successive approximation technique 18 .
B. Dynamic Element Matching
Dynamic element matching (DEM) relies on redundancy in the output elements 12, [22] [23] [24] [25] and can be very effective at reducing the effects of element mismatch. If two or more DAC channels are available, element redundancy can be introduced and DEM can be retrofitted to an existing system by summing the channels. A diagram for the implementation of DEM is shown in Fig. 7 . The voltage output due to one element j in a DAC, e.g. the output contribution due to one bit in an R-2R ladder 43 , can be described by
where K i = 2 i−1 is the bit weight, and c j denotes the bit. The errors e hi and e li denote the mismatches when the bit is turned on (high) and off (low), respectively. For a given set of bits {c j }, the output voltage (10) of a DAC channel i is:
If two DAC channels are summed with an equal gain of 1/2, then the output voltage is given
and if the codes, k 1 and k 2 , output to the two DACs satisfy
where k is the desired code generated by an ideal uniform quantizer, then the output of the summing stage isỹ DEM is often used when the DAC topology uses a unary coding. That is, the output is generated by a sum of elements of equal but slightly mismatched weights. Newer DEM methods have also been developed for the cases where the weights are different, such as would be the case for an R-2R ladder; which is binary coded. This is called segmented DEM. As the DACs used in the experimental set-up are binary coded, segmented DEM must be used.
The segmented DEM method 25 is straight-forward to adapt to the case where two binary coded DACs are summed, as it maps directly to the fully segmented case.
If the element selection bits c i are designed to satisfy
and the output is described bỹ
the stated objective of the segmented DEM method 25 is to make e DEM noise-like. However, it does not improve the scaling error α or the bias term β introduced by the INL, but these errors do not influence the dynamic performance.
The DEM encoder is shown in 
where c k,1 is the input and
and for the non-segmenting blocks S 1,r 1 2 (c 1,r − s 1,r ) and
where c 1,r is the input and
This method makes e DEM a white, zero-mean noise signal, independent of the input 25 .
C. Noise-shaping With Digital Calibration
If the pseudo quantization noise (PQN) model (6) holds, then oversampling can be used to reduce the quantization error in a desired frequency domain 15 . The PQN model stipulates that the quantization error is white, i.e., it has a uniform spectral density in the bandwidth defined by the sampling frequency. This means that if the sampling frequency increases, the error spectral density decreases. The sampling theorem 41 defines the minimum bandwidth required to reconstruct a signal. If a higher bandwidth is used, then this is called oversampling. When using oversampling, if the output is filtered by a filter with a smaller bandwidth than the bandwidth set by the sampling frequency, then the quantization error in the out-of-band frequency range will be removed, and the signal-to-noise ratio at the output of the filter will be improved.
Noise-shaping can be used to move more of the quantization error power into the out-ofband frequency domains, which increases the effect of oversampling 62 . Noise-shaping works by introducing an estimate of the uniform quantization error and using a feedback filter that shapes the noise power at the output of the DAC. Typically, the feedback filter is used to generate a high-pass filter for the quantization error. The noise at high frequencies is then removed by the low-pass filter used for reconstruction at the output of the DAC. A diagram for the implementation of noise-shaping is shown in Fig. 9 . In addition to the uniform quantization error, the error due to element mismatch can also be compensated by adding the measured INL to the quantization error estimate 29, 30 , hence digitally calibrating the quantizer model. Generating the error estimate this way is referred to as an open-loop estimator or observer in control theory 63 .
Noise-shaping with digital calibration can be implemented by the block diagram in Fig. 10 .
Given the input signal x, an estimate of DAC output (10) is generated usinĝ
The measured INL is found as
whereỹ m (k) denotes the measurement of the output voltage. Measuring the output levels is done using the method outlined in Fig. 4 29 .
Applying feedback and the noise-shaping filter W (z), it is possible to filter the error ϵ =ŷ − x, comparing the estimated non-linear quantizer output and the desired output 
which yields the high-pass filter H(z) = (1 − z −1 ) 2 as the sensitivity function.
Since the estimated quantization and INL errorq e is based on a model, it will not perfectly match the actual quantization and INL error q e . The error introduced is
The error due to this mismatch propagates to the output as
where e = q e + d is the actual dithered quantization and INL error. The actual error e will be high-pass filtered and can be attenuated by the low-pass filter. The model mismatch e q will be filtered by the noise-shaping filter W (z), which is not a high-pass filter and has unity DC-gain. Hence, it is clear that having a perfect estimateq e = q e will render the minimum disturbance in the reconstructed signal.
D. Large Periodic High-frequency Dithering
The harmonic distortion due to element mismatch in digital-to-analog converters can be reduced by the application of a large high-frequency periodic dither 26 . The method is based on the fact that a static non-linear function n(·) can, by the application of a suitable periodic dither, be approximated by a smoothed non-linear function N (·) where ∥N ∥ ∞ ≤ ∥n∥ ∞ ;
hence reducing the effects caused by the non-linearity n(·) [64] [65] [66] [67] . The smoothed non-linearity N (·) is determined by the non-linearity n(·) and the amplitude distribution function of the dither. The validity of the approximation is mainly dependent on the frequency of the dither, hence it is termed high-frequency (HF) dither.
An implementation of HF dither is shown in the diagram in Fig. 11 . The dither signal will cause the desired signal to sweep over several voltage levels of the DAC, effectively averaging out the mismatches. Since the HF dither is unwanted in the output signal, several methods can be used to attenuate it. Under ideal assumptions, summing two identical signals with opposite polarity should cancel the signal in the output. However, there will always be a residual signal in a practical circuit. The dither is both high in frequency, deterministic, and narrow-band, and the residual signal can be efficiently removed by filtering the output with a notch filter with center frequency at the fundamental frequency of the HF dither, as well as low-pass filtering the output.
The definition of the smoothed non-linearity N (x) is:
Here duration of the period 67 :
The error introduced by the assumption of x being piecewise constant with duration τ goes to zero as τ → 0. If the distribution F p is absolutely continuous, the averaging effect of the dither p on the non-linearity n(w) can be found by evaluation of the Lebesgue-Stieltjes integral of the form:
Here, f p (v) is the amplitude density function, defined as:
The smoothed non-linearity N (x) can be found as the cross-correlation of n(w) and the amplitude density function of the dither. A signal with uniform amplitude density
is an example of a signal with an absolutely continuous amplitude distribution function.
One realization is the triangle-wave, which is the dither used in the experiments. If f p (v) is even, (42) can be found as a convolution product and by using the triangle-wave dither this is equivalent to filtering INL(k) by a filter with Fourier transform
which has a low-pass characteristic. Hence, the dither attenuates the variations in the INL.
Increasing the dither amplitude A increases the smoothing of the INL, but reduces the usable range.
E. Large Stochastic High-pass Dithering
Compared to the application of a large high-frequency periodic dither, the application Compared to the large high-frequency periodic dither in Sec. V D, the smoothing action of the dither is determined by assuming the input signal x and dither signal h are random variables that are statistically independent [68] [69] [70] [71] , or that the input signal x is a constant 72 .
When considering two statistically independent random variables, the time average is 65,73
given the two integrals exist. Hence, the effective non-linearity can, similar to (40), be defined as
where f h (v) is the absolutely continuous probability density function for the dither signal h.
A straight-forward method to generate a zero-mean, high-pass power spectral density for the dither h, it is to high-pass filter a white noise signal. No matter what probability density function the signal has, due to the central limit theorem, the linear filtering operation tends to generate an approximate Gaussian probability distribution 74 :
Hence, similar to the expression in (45) , the INL will be smoothed by the low-pass characteristic of the Gaussian distribution: 
VI. RESULTS AND DISCUSSION
A set of experiments were conducted in order to assess the performance improvement that can be achieved. The measured performance results are summarized in Tab available in LabView. The measured power spectra presented here were generated using power spectrum estimation in LabView, which uses the Welch method, using a frequency resolution of 1 Hz, at least 100 averages, and a Kaiser window with window parameter α = 38.
The gains in SINAD are summarized in Fig. 14 , and the reductions in THD are summarized in Fig. 15 . The gains and reductions are computed relative to the experimental configuration, measuring the difference between output with the method is turned off and on, and relative to the baseline, measuring the difference between the best-case unmodified DAC output and the output with the method turned on.
A. Baseline
The performance of a single DAC channel on the National Instruments PCIe-7851R interface used in the experiments is recorded by the power spectra in Fig. 13 , and in entry (a) and (h) in Tab 
B. Physical Level Calibration
The results for physical level calibration (PHYSCAL) are shown in Fig. 16 , and entry (b), (c), (i), and (j) in Tab. I. Fig. 16a , shows the inputs to the primary and secondary DAC channels. The primary channel receives the codes for the input signal, while the secondary channel receives the correction codes from the look-up table. Fig. 16b shows the simulation power spectrum when using a full-scale input at 99 Hz. This simulation was performed introducing a random scaling error of up to 10% in the correction codes. Fig. 16c shows the corresponding measured experimental result.
As seen from the results, physical level calibration yields a significant improvement in the THD and the SINAD for a 99 Hz input. The performance improvement is reduced for the 999 Hz input. This is due to additional non-linear behavior that is not related to static element mismatch. As the input frequency increases, the outputs must be switched at a higher rate, which is likely to produce more power in the output due to slew-rate limitations and switching glitches.
At minimum the method requires two DACs, two gain stages, and a summing stage.
With regard to computational complexity, the method is lightweight; only requiring the 
C. Dynamic Element Matching
The results for dynamic element matching (DEM) are shown in Fig. 17 , and entry (o), (p), (q), and (r) in Tab. I. Fig. 17a shows the inputs to the two DACs and the the sum of the two signals. The codes are randomized, but they sum to the desired output. Fig. 17b shows the simulation power spectrum when using a full-scale input at 99 Hz and Fig. 17c shows the corresponding measured experimental result. 
FIG. 17: Dynamic element matching (DEM).
Dynamic element matching (DEM) experimental results were poor. The experimental results do not match the simulation results. It should be noted that the performance improves significantly when the sampling rate is reduced from 0.5 MS/s to 50 kS/s, which also reduces the switching rate between the levels. This suggests that additional dynamic non-linearities, slew-rate limitations and switching glitches, are excited by rapid switching and that these effects are more pronounced at higher switching rates. It is apparent that the DAC topology used in the experiments is not ideal for the large and rapid switching required to obtain good performance. The main advantage of DEM is that no knowledge of the INL is necessary in order to compensate for it. In simulations, the effect of DEM can be significantly improved by using noise-shaping. However, experimental results using this combination of methods were dismissed as the increased switching rate due to noise-shaping further deteriorated the performance.
In the implementation, only two DACs and a summing stage are required. However, the method is significantly more computationally intensive compared to the other methods presented. If noise-shaping is added, the computational complexity is increased further.
D. Noise-shaping With Digital Calibration
The results for noise-shaping with digital calibration (NSDCAL) are shown in Fig. 18 , and entry (d), (e), (k), and (l) in Tab. I. Fig. 18a plots the difference between the input codes with and without compensation, i.e., the actuation signal generated by noise-shaping feedback filter to reduce distortion. Fig. 18b shows the effect of noise-shaping on an ideal DAC. In the first case, it can be seen that quantization error is shaped according to the sensitivity function (a high-pass filter). The low-frequency performance displayed is, however, not physically attainable.
The second case shows the response if realistic measurement noise is added. The effect of low-pass filtering the output is also shown. It is the low-pass filtering of the spectrally shaped error that yields the performance increase. Fig. 18c shows the simulation power spectrum using a 99%-amplitude input signal at 99 Hz. A reduction in input amplitude is required to accommodate the addition of the actuation signal. The simulation was performed introducing up to 50% randomized error in the table of measured output levels. Fig. 18d shows the corresponding measured experimental result.
As in the case of physical level calibration, noise-shaping with digital calibration provides a significant performance improvement in the THD and the SINAD for a 99 Hz input.
Similarly, the performance improvement is reduced for the 999 Hz input. Hence, additional non-linear effects also affects this method as the input frequency is increased.
The method requires only one DAC, but relies on sufficient low-pass filtering of the output. The computational complexity of the method is modest. A look-up table of floating point numbers is required, as well as the implementation of an second-order infinite impulse response (IIR) filter. As in the case of physical level calibration, the main drawback is that the INL must be measured.
Noise-shaping is commonly combined with DEM. As noted above, even though DEM showed improved performance in simulations when combined with noise-shaping, results combining the two methods were not included, as the increased switching rate due to noiseshaping deteriorated the performance when using DEM.
E. Large Periodic High-frequency Dither
The results for large periodic high-frequency dither (PHFD) are shown in Fig. 19 , and entry (f), (g), (m), and (n) in Tab. I. Fig. 19a shows both a dither signal, and the DAC input with a dither signal added. The primary channel input is the sum of the input signal and a high-frequency triangle-wave dither. The secondary channel input is the same, but the dither has opposite sign. Fig. 19b shows the result of evaluating (42) for the measured INL and the effect of the dither on the INL; the range is reduced, but the effective INL is also reduced. Fig. 19c shows the simulation power spectrum when using a 50% amplitude input signal (and 50% amplitude dither signal) at 99 Hz. Fig. 19d shows the corresponding measured experimental result.
Applying a large periodic high-frequency dither in the form of a triangle-wave can be seen to yield a significant performance improvement in the THD and the SINAD for both the 99 Hz and 999 Hz input. This method appears to be more robust to non-linearities that become more pronounced as the input frequency increases. This is because the switching due the dither signal stays constant and any increase in switching rate is due to the input signal alone. The step between successive switching levels is also constrained, compared to the random levels generated by DEM and stochastic high-pass noise dither. Large switching steps are likely to exacerbate dynamic non-linear effects, especially slew-rate limitations.
Also, when using the physical level calibration and noise-shaping methods, the switching introduced due to compensation increases as the input frequency increases. This means that the compensation signals are dependent on the input signal, and more rapid switching will be seen for higher frequency input signals. to be higher. However, an improvement in the noise-floor can be obtained by averaging several channels, if several DACs are available.
F. Large Stochastic High-pass Dither
The results for large stochastic high-pass dither (SHPD) are shown in Fig. 20 , and entry (s) and (t) in Tab. I. Fig. 20a shows the input to one of the two DACs used; the input signal and the added stochastic high-pass filtered noise dither. The inputs are identical except for the dither signals which are uncorrelated. The sum of two channels was used to obtain additional attenuation of the noise dither signals due to averaging. Fig. 20b shows the effect of the dither on an ideal DAC. The dither noise is present above the 10 kHz baseband and is severely attenuated by the low-pass filter on the output. Fig. 20c shows the simulation power spectrum when using a 70% amplitude input signal at 99 Hz. Fig. 20d shows the corresponding measured experimental result.
Application of a large stochastic high-pass dither only provided modest improvements in the THD, and a significant worsening of the noise-floor, hence a poor SINAD. As the high-pass dither signal causes rapid switching between the DACs output elements, some of this noise increase arises from slew-rate limitations and switching glitches. Some of the noise that appears in the baseband is likely due to the whitening of the spectrum that occurs when non-linearities are excited by spectrally shaped Gaussian noise 76 . The sample rate was reduced to 400 kS/s for the experiments. A lower sample rate generates a lower noise-floor, but it also reduces the bandwidth and effectiveness of the high-pass dither. The sample rate of 400 kS/s was chosen as there was a noticeable effect on the INL, and a limited increase in the noise-floor. As was the case for DEM, a DAC topology with better switching performance is needed for this method to work well in practice.
This method requires only one DAC, but sufficient low-pass filtering on the output is needed. The computational complexity is higher than the large periodic high-frequency dither method, as a high-order infinite impulse response (IIR) filter and random number generator are required. An improvement in the noise-floor can be obtained by averaging several channels if several DACs are available. In the experiments two DACs were used, in order to improve the noise-floor.
VII. CONCLUSIONS
Five different methods are investigated for mitigating the effects of non-linearity due to element mismatch in digital-to-analog converters. All of the methods were implemented using a standard off-the-shelf digital-to-analog converter card with custom digital logic and analog circuitry. Experimental results demonstrate that three of the five methods provided significant performance improvements: physical level calibration, noise-shaping with digital calibration, and periodic high-frequency dithering. The two methods that did not perform well, dynamic element matching and stochastic high-pass noise dithering, rely on rapid switching which excites additional dynamic non-linearities. Noise-shaping with digital calibration requires the least custom hardware but relies on precise measurements of the non-linearity. Periodic high-frequency dithering does not require any knowledge of the nonlinearity and is the least sensitive to operating conditions. However, additional filtering is required to suppress the dither signal, and the effective range is reduced which increases the noise-floor. Since multiple channels can be averaged to obtain an arbitrarily low noise-floor, the periodic high-frequency dither method is recommended as the most practical method for significantly improving the accuracy and resolution of digital-to-analog converters.
